# Electrical Technology Grade 12 NSC November 2019 QP (Eng)

> Grade 12 Electrical Technology question paper from the NSC November Exam 2019 (English), 20 pages. Read online or download the free PDF.

- Page: https://www.hlayiso.com/library/electrical-technology-nov-2019-digital-eng/16ca9a57-8865-43c9-8fb0-1ff474d272a8
- Updated: 2026-09-27
- Subject: Electrical Technology
- Grade: Grade 12
- Document type: Question paper
- Year: 2019
- Exam period: NSC November Exam
- Curriculum: CAPS
- Pages: 20

Breadcrumbs: [Home](https://www.hlayiso.com/) › [Library](https://www.hlayiso.com/library) › [Grade 12](https://www.hlayiso.com/library/grade-12) › [Electrical Technology](https://www.hlayiso.com/library/grade-12/electrical-technology) › [Electrical Technology Grade 12 NSC November 2019 QP (Eng)](https://www.hlayiso.com/library/electrical-technology-nov-2019-digital-eng/16ca9a57-8865-43c9-8fb0-1ff474d272a8)

## About this document

Electrical Technology · Grade 12 · NSC November Exam · 2019. Question paper, 20 pages. Read online or download the PDF.

Read it free online on the page above; download the PDF from there.

## Document text

Text extracted from the PDF. Layout, diagrams and tables may not survive extraction.

### Page 1

Downloaded from hlayiso.com

                                   GRAAD 12

                                 NATIONAL
                            SENIOR CERTIFICATE

                                   GRADE 12

                      ELECTRICAL TECHNOLOGY: DIGITAL

                                NOVEMBER 2019

MARKS: 200

TIME: 3 hours

        This question paper consists of 15 pages, a 1-page formula sheet and
                                 4 answer sheets.

Copyright reserved                                                   Please turn over

### Page 2

Downloaded from hlayiso.com
Electrical Technology: Digital                  2                            DBE/November 2019
                                               NSC

INSTRUCTIONS AND INFORMATION

1.         This question paper consists of FIVE questions.

2.         Answer ALL the questions.

3.         Answer the following questions on the attached ANSWER SHEETS:

           QUESTIONS 2.1.2, 2.4.2, 2.6.2 and 2.7.3
           QUESTIONS 4.2.2, 4.3.3, 4.4.2, 4.5.1 and 4.5.2

4.         Write your CENTRE NUMBER and EXAMINATION NUMBER on every
           ANSWER SHEET and hand them in with your ANSWER BOOK, whether you
           have used them or not.

5.         Sketches and diagrams must be large, neat and FULLY LABELLED.

6.         Show ALL calculations and round off answers correctly to TWO decimal
           places.

7.         Number the answers correctly according to the numbering system used in this
           question paper.

8.         You may use a non-programmable calculator.

9.         Calculations must include:

           9.1          Formulae and manipulations where needed

           9.2          Correct replacement of values

           9.3          Correct answer and relevant units where applicable

10.        A formula sheet is attached at the end of this question paper.

11.        Write neatly and legibly.

Copyright reserved                                                              Please turn over

### Page 3

Downloaded from hlayiso.com
Electrical Technology: Digital                         3                      DBE/November 2019
                                                      NSC

QUESTION 1: OCCUPATIONAL HEALTH AND SAFETY
1.1        Describe how teamwork improves work ethics.                                                 (2)
1.2        With reference to the Occupational Health and Safety Act, 1993 (Act 85 of
           1993):
           1.2.1            State TWO purposes of the Occupational Health and Safety Act,
                            1993 (Act 85 of 1993).                                                     (2)
           1.2.2            Define the term workplace.                                                 (2)
1.3        An employer has a duty to report on occupational health and safety and
           related matters. Name ONE person they should inform when:
           1.3.1            The allocated task is hazardous                                            (1)
           1.3.2            A major incident occurs                                                    (1)
1.4        State TWO general emergency procedures to be followed when the
           emergency siren is sounded at school.                                                       (2)
                                                                                                       [10]
QUESTION 2: SWITCHING CIRCUITS
2.1        Refer to FIGURE 2.1 below and answer the questions that follow.

                        Input                 Multivibrator              Output

                                                                                         +Vout

              T1                                   A
                                                                 -Vout
                           T2                                            T1    T2

                                                                                        +Vout

                                                   B
                   T1                                            -Vout
                                                                         T1

                                               Astable
              No input signal                                     C
                                              Multivibrator

                                       FIGURE 2.1: MULTIVIBRATORS
           2.1.1            Identify multivibrators A and B.                                           (2)
           2.1.2            Draw the output signal of the astable multivibrator at C on the
                            ANSWER SHEET for QUESTION 2.1.2.                                           (2)

Copyright reserved                                                                  Please turn over

### Page 4

Downloaded from hlayiso.com
Electrical Technology: Digital                       4                                  DBE/November 2019
                                                    NSC

2.2        Refer to FIGURE 2.2 below and answer the questions that follow.

                                              +6V

                    R1            R2
                   10 kΩ         10 kΩ
                                                                         R3
                                                            8           330 Ω
                                                    4
                                                    7   555         3
                                                    6
                                                    2
                                                        1       5
                     S1           S2
                     Set          Reset                                                 LED
                                                                     C2
                                                                    10 nF

                                 FIGURE 2.2: BISTABLE MULTIVIBRATOR
           2.2.1        State the function of R1 and R2.                                                           (2)
           2.2.2        Describe what happens when the set switch, S1, is pressed.                                 (3)
           2.2.3        Explain why threshold pin 6 is connected directly to ground.                               (3)
2.3        Refer to FIGURE 2.3 below and answer the questions that follow.

                                                                                Upper
                                                                                trigger level

                            Input         V
                                                                                 t

                                                                                Lower
                                                                                trigger level

                                     +VCC

                           Output         V
                                                                                 t

                                     -VCC

                       FIGURE 2.3: SCHMITT TRIGGER INPUT AND OUTPUT
           2.3.1        State whether the output signal represents an inverting or a
                        non-inverting Schmitt trigger. Motivate your answer.                                       (3)
           2.3.2        Draw the circuit diagram of the Schmitt trigger consisting of two
                        resistors and a 741 op-amp that will produce the output signal in
                        FIGURE 2.3.                                                                                (7)
Copyright reserved                                                                              Please turn over

### Page 5

Downloaded from hlayiso.com
Electrical Technology: Digital                    5                          DBE/November 2019
                                                 NSC

2.4        Refer to FIGURE 2.4 below and answer the questions that follow.

                                          +V

                                                         R1
                                                                       +V
                   V VIN
                                          VIN
                                   VREF                               741           VOUT

                   0
                                   t                                   -V
                                                         R2

                                 FIGURE 2.4: OP-AMP CIRCUIT DIAGRAM

           2.4.1        Identify the op-amp circuit diagram in FIGURE 2.4.                         (2)

           2.4.2        Draw the output         signal    on   the   ANSWER    SHEET       for
                        QUESTION 2.4.2.                                                            (4)

           2.4.3        Explain how the reference voltage is made negative.                        (2)

Copyright reserved                                                              Please turn over

### Page 6

Downloaded from hlayiso.com
Electrical Technology: Digital                         6                        DBE/November 2019
                                                      NSC

2.5        Refer to FIGURE 2.5 below and answer the questions that follow.

                                           R1 20 kΩ              RF 100 kΩ
                     300 mV

                                           R2 20 kΩ                  +10 V
                V1          500 mV
                                                                 -

                      V2                   R3 20 kΩ              +
                                  400 mV                                                    VOUT
                                                                     -10 V
                             V3

                                                                                       0V

                              FIGURE 2.5: INVERTING SUMMING AMPLIFIER

           Given:

           V1    =    300 mV
           V2    =    500 mV
           V3    =    400 mV
           RF    =    100 kΩ

           R1 = R2 = R3 = 20 kΩ

           2.5.1           Explain how the gain of this amplifier can be determined.                      (3)

           2.5.2           Calculate the output voltage of the amplifier.                                 (3)

           2.5.3           Give a reason why the amplifier is NOT saturated.                              (2)

           2.5.4           Calculate the gain of the amplifier using voltage values.                      (3)

           2.5.5           Explain the advantage of using a variable resistor in the feedback
                           loop instead of using a fixed resistor.                                        (2)

           2.5.6           Describe what will happen to the output voltage if the value of R 2
                           is changed to 10 kΩ.                                                           (2)

Copyright reserved                                                                     Please turn over

### Page 7

Downloaded from hlayiso.com
Electrical Technology: Digital                      7                        DBE/November 2019
                                                   NSC

2.6        Refer to FIGURE 2.6 below and answer the questions that follow.

                                                              C

                          +V
                                                                     R              Output
               Input
                           0
                                                    t

                                   FIGURE 2.6: CIRCUIT DIAGRAM
           2.6.1        Identify the circuit diagram in FIGURE 2.6                                 (2)
           2.6.2        Draw the output signal on the ANSWER                   SHEET         for
                        QUESTION 2.6.2 for the given circuit time constant.                        (3)
           2.6.3        Explain how the output will be affected if the circuit time constant
                        is increased.                                                              (2)
2.7        Refer to FIGURE 2.7 below and answer the questions that follow.

                                              IF         CF

                                  RIN                    +V
                         IIN
                                                                             VOUT

                                                         -V

                         FIGURE 2.7: OP-AMP AS INVERTING INTEGRATOR
           2.7.1        State the purpose of CF.                                                   (1)
           2.7.2        Name THREE key operating points of the circuit in FIGURE 2.7.              (3)
           2.7.3        Draw the output signal on the ANSWER SHEET                           for
                        QUESTION 2.7.3 if the signal below is applied to the input.

                                             VIN

                                              0
                                                                         t

                                        FIGURE 2.7.3 APPLIED SIGNAL                                (4)
                                                                                                   [60]

Copyright reserved                                                              Please turn over

### Page 8

Downloaded from hlayiso.com
Electrical Technology: Digital                        8                        DBE/November 2019
                                                     NSC

QUESTION 3: SEMICONDUCTOR DEVICES
3.1        Refer to FIGURE 3.1 below and answer the questions that follow.

                                                      741

                                             FIGURE 3.1: 741 OP-AMP
           3.1.1        State how you would identify pin 1 of the IC in FIGURE 3.1.                    (1)
           3.1.2        List the THREE stages into which the internal circuit of the op-amp
                        is divided.                                                                    (3)
           3.1.3        Give TWO reasons why negative feedback is important when the
                        op-amp is used as a linear amplifier.                                          (2)
3.2        FIGURE 3.2 below shows the op-amp as an inverting amplifier. Answer the
           questions that follow.

                                                     RF = 100 kΩ

                                                               +15 V            V
            2V                        RIN = 12 kΩ
                                                           _
                            t
                                                                                              t
                                VIN                        +            VOUT
                                                0V             -15 V

                                         FIGURE 3.2: INVERTING OP-AMP
           Given:
           VIN =      2V
           RF =       100 kΩ
           RIN =      12 kΩ
           3.2.1        Calculate the output voltage based on the data given in the circuit.           (3)
           3.2.2        Explain why the output waveform is NOT an exact replica of the
                        input waveform.                                                                (2)
           3.2.3        Identify the maximum output voltages (Vout).                                   (2)

Copyright reserved                                                                  Please turn over

### Page 9

Downloaded from hlayiso.com
Electrical Technology: Digital                   9                       DBE/November 2019
                                                NSC

3.3        Refer to the data sheet in FIGURE 3.3 below and answer the questions that
           follow.

                                       FIGURE 3.7: DATA SHEET
           3.3.1        Rewrite the abbreviation DIP in full.                                   (1)
           3.3.2        Name THREE modes of operation of the NE555 IC.                          (3)
           3.3.3        Identify the typical trigger voltage of the NE555 IC on the data
                        sheet when the supply voltage is +15 V.                                 (1)
3.4        Explain what will happen to the output of an NE555 IC when the trigger
           voltage rises above the threshold voltage level of 10 V.                             (2)
                                                                                                [20]

Copyright reserved                                                           Please turn over

### Page 10

Downloaded from hlayiso.com
Electrical Technology: Digital                         10                             DBE/November 2019
                                                      NSC

QUESTION 4: DIGITAL AND SEQUENTIAL DEVICES

4.1        State the light-altering principle of operation of the liquid crystal display (LCD).             (1)

4.2        With reference to encoders and decoders, answer the questions that follow:

           4.2.1        Draw the circuit diagram of a simple two-digit-binary-input-to-
                        four-digit-decimal-output decoder using TWO NOT gates and
                        FOUR AND gates.                                                                     (6)

           4.2.2        Complete the truth table of the two-digit-binary-input-to-
                        four-digit-decimal-output decoder on the ANSWER SHEET for
                        QUESTION 4.2.2.

                                     Inputs                         Outputs
                                 A            B         0       1             2               3
                                 0            0
                                 0            1
                                 1            0
                                 1            1
                                                        TABLE 4.2.2                                         (4)

4.3        FIGURE 4.3 below is the block diagram of a BCD-to-seven-segment decoder
           connected to a seven-segment LED display. Answer the questions that follow.

                                                  a
                                                                                  a
           A                     A
                                                  b
                                                                          f               b
           B                     B                c

                                                  d
                                                                                  g
           C                     C
                                                  e
                                                                         e                c
           D                     D                f
                                                                                  d
                                     W            g

                          BCDtoto seven-
                        BCD              segmentdecoder
                                seven-segment    decoder            Seven-segment
                                                                       Seven       LEDLED
                                                                             - segment display
                                                                                          display

                FIGURE 4.3: BCD TO SEVEN-SEGMENT DECODER CONNECTED
                            TO A SEVEN-SEGMENT LED DISPLAY

Copyright reserved                                                                       Please turn over

### Page 11

Downloaded from hlayiso.com
Electrical Technology: Digital                  11                         DBE/November 2019
                                               NSC

           4.3.1        Label input W.                                                             (1)

           4.3.2        Explain the function of the driver transistors found in the BCD-to-
                        seven-segment display decoder.                                             (3)

           4.3.3        Complete the truth table of a BCD to seven-segment decoder
                        connected to a seven-segment LED display in TABLE 4.3.3 on the
                        ANSWER SHEET for QUESTION 4.3.3.

                          Inputs                              Outputs
               A         B       C       D      a    b      c   d     e         f       g
               0         1       0       1      1           0                           1
                                              TABLE 4.3.3                                          (4)

4.4        FIGURE 4.4 below represents the logic symbol of a HALF ADDER. Answer
           the questions that follow.

                                     A                                Σ
                                               H/A
                                     B                            C0
                           FIGURE 4.4: LOGIC SYMBOL OF A HALF ADDER

           4.4.1        Draw the logic circuit of this half adder using an AND gate and an
                        exclusive OR gate only.                                                    (4)

           4.4.2        Complete the truth table of the half adder in TABLE 4.4.2 on the
                        ANSWER SHEET for QUESTION 4.4.2.

                                     INPUTS                           OUTPUTS
                                 A              B                 Σ             Co
                                 0              0                 0
                                 0              1                                   0
                                 1              0                 1
                                 1              1                                   1
                                                    TABLE 4.4.2                                    (4)

Copyright reserved                                                              Please turn over

### Page 12

Downloaded from hlayiso.com
Electrical Technology: Digital                                    12                                          DBE/November 2019
                                                                 NSC

4.5        FIGURE 4.5 represents the logic symbol of a clocked RS-type flip flop.
           Answer the questions that follow.

                                                                           SET
                                                                 S                     Q
                                               CLK

                                                                  R        CLR         Q

                    FIGURE 4.5: LOGIC SYMBOL OF A CLOCKED RS FLIP-FLOP

           4.5.1        Draw the logic circuit of this flip flop on the ANSWER SHEET for
                        QUESTION 4.5.1, using NAND gates only.                                                                       (6)

           4.5.2        Complete the truth table of this flip flop in TABLE 4.5.2 on the
                        ANSWER SHEET for QUESTION 4.5.2.

                                               INPUTS                                           OUTPUTS
                           CLK                  S                     R                        Q       ̅
                                                0                     0                        NO CHANGE
                                               0                       1
                                               1                       0
                                               1                       1                   INDETERMINATE
                                                                      TABLE 4.5.2                                                    (4)

4.6        Name TWO applications of counters.                                                                                        (2)

4.7        FIGURE 4.7 below represents a four-stage asynchronous binary-to-BCD
           counter using JK flip-flops. Explain the operation of this counter.

                                           A                     B                         C                  D

             HIGH
                                 SET                   SET                       SET                SET
                           J           Q           J         Q             J           Q        J         Q
                CLK

                           K CLR Q                 K CLR Q                 K CLR Q              K CLR Q

                      FIGURE 4.7: ASYNCHRONOUS BINARY-TO-BCD COUNTER                                                                 (8)

Copyright reserved                                                                                                Please turn over

### Page 13

Downloaded from hlayiso.com
Electrical Technology: Digital                         13                     DBE/November 2019
                                                      NSC

4.8        Refer to FIGURE 4.8 below and answer the questions that follow.

            HIGH
                     MIX     D     Q   MIX       D   Q      MIX   D Q   MIX   D   Q
                                                                                      SERIAL DATA
                                 FFD             FFC              FFB         FFA      OUTPUT

              A

                                             B

                                                     FIGURE 4.8

           4.8.1        Identify the shift register in FIGURE 4.8.                                     (1)

           4.8.2        Label A and B.                                                                 (2)

           4.8.3        Describe how data is introduced to the register.                               (1)

           4.8.4        Describe how data is shifted out of the register.                              (1)

           4.8.5        State THREE uses of this register.                                             (3)
                                                                                                       [55]

Copyright reserved                                                                  Please turn over

### Page 14

Downloaded from hlayiso.com
Electrical Technology: Digital                    14                           DBE/November 2019
                                                 NSC

QUESTION 5: MICROCONTROLLERS

5.1        Define the term microcontroller.                                                           (3)

5.2        With reference to the hardware of microcontrollers:

           5.2.1        Describe the operating cycle of a CPU.                                        (3)

           5.2.2        Explain the function of the current instruction register (CIR).               (3)

           5.2.3        State the purpose of an analogue-to digital-converter (ADC).                  (3)

           5.2.4        FIGURE 5.2.4 below is the block diagram of a simple
                        counter/timer. Explain the operation of this timer.

                     Microprocessor
                                                    Count Register                 Output
                        data bus

                   Write signal

                         Clock

                                           FIGURE 5.2.4: TIMER                                        (6)

5.3        State the function of the random access memory (RAM) with reference to the
           CPU of a microcontroller.                                                                  (1)

5.4        With reference to communication in a microcontroller:

           5.4.1        Name TWO methods of sending data                                              (2)

           5.4.2        State the advantages of parallel communication                                (2)

           5.4.3        Name the disadvantages of synchronous communication                           (2)

5.5        Describe the inter-integrated bus (I2C) as a type of communication peripheral.             (3)

Copyright reserved                                                                 Please turn over

### Page 15

Downloaded from hlayiso.com
Electrical Technology: Digital                    15                            DBE/November 2019
                                                 NSC

5.6        FIGURE 5.6 is the block diagram of the I2C bus system. Answer the questions
           that follow.

                                                                                         +5 V

                         A         Slave 1      Slave 2      Slave 3      RP        RP

            SCL

            SDA

                     FIGURE 5.6: BLOCK DIAGRAM OF THE I2C BUS SYSTEM

           5.6.1        Label block A.                                                               (1)

           5.6.2        What does the abbreviation SCL stand for?                                    (1)

           5.6.3        Explain the function of the pull-up resistors.                               (2)

           5.6.4        Name ONE characteristic of the slave.                                        (1)

           5.6.5        List THREE advantages of the I2C bus.                                        (3)

5.7        With reference to the RS-232 communication protocol, answer the following
           questions:

           5.7.1        State the operating voltages for logic '1' and logic '0'.                    (2)

           5.7.2        List THREE applications of the RS-232.                                       (3)

5.8        With reference to microcontrollers:

           5.8.1        Define the term program.                                                     (2)

           5.8.2        Define the term flow diagram.                                                (2)

5.9        Design a flow diagram of an alarm system for a storage room which has ONE
           sensor that must monitor the access door to the room. The alarm must sound
           if the sensor is activated. The system must include a reset function. NO time
           delay is needed.                                                                          (10)
                                                                                                     [55]

                                                                                            TOTAL:   200

Copyright reserved

### Page 16

Downloaded from hlayiso.com
Electrical Technology: Digital                        DBE/November 2019
                                            NSC

                                      FORMULA SHEET

SEMICONDUCTOR DEVICES
          V          RF 
Gain A V  OUT         
           VIN       R IN 
               R 
VOUT  VIN    F 
               R IN 
                 R 
VOUT  VIN  1  F 
                 R IN 
SWITCHING CIRCUITS
           R        R      R 
VOUT    V1 F  V2 F  V3 F 
           R1       R2     R3 
            VOUT         VOUT
Gain A V         
             VIN    V1  V2  V3 
VOUT   (V1  V2  V3 )

Copyright reserved                                       Please turn over

### Page 17

Downloaded from hlayiso.com
Electrical Technology: Digital                            DBE/November 2019
                                           NSC

CENTRE NUMBER:

EXAMINATION NUMBER:

ANSWER SHEET

QUESTION 2: SWITCHING CIRCUITS

2.1.2
                         +V

                                                           Transfer mark to
                          0                                answer book
                                                      t

                         +V                                            MOD

                                       FIGURE 2.1.2

2.4.2                    V       VIN
                                       VREF

                         0
                                       t

                       +V

                         0
                                           t               Transfer mark to
                                                           answer book

                        -V
                                                                       MOD

                                       FIGURE 2.4.2

Copyright reserved                                            Please turn over

### Page 18

Downloaded from hlayiso.com
Electrical Technology: Digital                       DBE/November 2019
                                    NSC

CENTRE NUMBER:

EXAMINATION NUMBER:

ANSWER SHEET

2.6.2                     +V

               Input
                           0
                                          t
                          +V

                                                      Transfer mark to
              Output       0                          answer book
                                          t

                          -V                                      MOD

                                  FIGURE 2.6.2

2.7.3                   VIN

                           0
                                          t
                        label
                                          t
                                                      Transfer mark to
                                                      answer book
                                              VOUT
                        label

                                                                  MOD

                                  FIGURE 2.7.3

Copyright reserved                                        Please turn over

### Page 19

Downloaded from hlayiso.com
Electrical Technology: Digital                                             DBE/November 2019
                                                 NSC

CENTRE NUMBER:

EXAMINATION NUMBER:

ANSWER SHEET

QUESTION 4: DIGITAL AND SEQUENTIAL DEVICES

4.2.2
                    Inputs                      Outputs
                A            B         0       1       2           3
                                                                            Transfer mark to
                0            0                                              answer book
                0            1
                1            0
                1            1                                                           MOD

                                               TABLE 4.2.2

4.3.3                     Inputs                               Outputs
              A         B     C            D    a      b     c   d     e        f         g
              0         1      0           1    1            0                            1
                                                                           Transfer mark to
                                                                           answer book

                                                                                        MOD

                                               TABLE 4.3.3

4.4.2                   INPUTS                       OUTPUTS
                    A              B             Σ             Co
                    0              0             0                          Transfer mark to
                    0              1                           0            answer book

                    1              0             1
                    1              1                           1

                                                                                         MOD
                                               TABLE 4.4.2

Copyright reserved                                                              Please turn over

### Page 20

Downloaded from hlayiso.com
Electrical Technology: Digital                             DBE/November 2019
                                         NSC

CENTRE NUMBER:

EXAMINATION NUMBER:

ANSWER SHEET

4.5.1
                     S
                                                                   Q

                  CLK

                                                                     Q
                     R

                                       FIGURE 4.5.1

4.5.2                     INPUTS                OUTPUTS
             CLK           S       R           Q       ̅
                           0       0           NO CHANGE
                            0      1                        Transfer mark to
                                                            answer book
                            1      0
                            1      1      INDETERMINATE
                                                                         MOD
                                       TABLE 4.5.2

Copyright reserved

## Related documents

- [Electrical Technology Nov 2019 (Power System) Afr](https://www.hlayiso.com/library/electrical-technology-nov-2019-power-system-afr/c7b0857c-5309-48a1-98fb-8af6a263bc2d) — Electrical Technology · QP · 2019 · Afr
- [Electrical Technology Nov 2019 (Electronics) Memo Afr](https://www.hlayiso.com/library/electrical-technology-nov-2019-electronics-memo-afr/84306089-a8b7-46a3-b855-e11cdd05618d) — Electrical Technology · Memo · 2019 · Afr
- [Electrical Technology Nov 2019 (Power System) Memo Afr](https://www.hlayiso.com/library/electrical-technology-nov-2019-power-system-memo-afr/5793f054-5622-4770-bc38-b451ab9fa3ca) — Electrical Technology · Memo · 2019 · Afr
- [Electrical Technology Nov 2019 (Digital) Memo Afr](https://www.hlayiso.com/library/electrical-technology-nov-2019-digital-memo-afr/205975a5-6c23-4617-b4af-a89e1a36dd92) — Electrical Technology · Memo · 2019 · Afr
- [Electrical Technology Nov 2023 (Digital) Eng](https://www.hlayiso.com/library/electrical-technology-nov-2023-digital-eng/4a107a27-0591-497e-b467-344367a396a8) — Electrical Technology · QP · 2023 · Eng
- [Electrical Technology Nov 2023 (Power Systems) Afr](https://www.hlayiso.com/library/electrical-technology-nov-2023-power-systems-afr/7aa35e6b-ee15-404c-8359-7db3c0952f41) — Electrical Technology · QP · 2023 · Afr

## More from Grade 12 Electrical Technology

- [Gr 12 Dig Elec ATP 2023-24](https://www.hlayiso.com/library/gr-12-dig-elec-atp-2023-24/8d3b2ee7-1d14-498d-a86b-d9fc34674531) — ATP
- [ELECTRIC TECH (Digital) MEMO GR12 SEPT 2025 ENG watermark](https://www.hlayiso.com/library/electric-tech-digital-memo-gr12-sept-2025-eng-watermark/0a867070-2654-43cf-8e48-5037555e0c3d) — Memo · 2025 · Eng
- [Electrical Technology P1 (Electronics) (English) June 2025 Possible Answers](https://www.hlayiso.com/library/electrical-technology-p1-electronics-english-june-2025-possible-answers/4302563e-89b7-4f54-8a21-63b2020e985f) — Memo · 2025 · Eng
- [Electrical Technology Nov 2025 (Digital) MG Afr](https://www.hlayiso.com/library/grade-12-electrical-technology-2025-nsc-november-exam-memorandum/3b862a0c-6a87-4296-b5b6-09b072c7d1e9) — Memo · 2025 · Afr
- [ELEC TECH GR12 MEMO SEPT2024 Power Systems Afrikaans](https://www.hlayiso.com/library/elec-tech-gr12-memo-sept2024-power-systems-afrikaans/1a395c97-b838-42e6-9bd6-30a85a714b11) — Memo · 2024 · Afr
- [ELEC TECH GR12 MEMO SEPT2024 Power Systems English](https://www.hlayiso.com/library/elec-tech-gr12-memo-sept2024-power-systems-english/bea78337-b137-406a-9b4a-c6e631a84c9d) — Memo · 2024 · Eng

## Collection

- [Grade 12 past papers](https://www.hlayiso.com/grade-12/past-papers)

---

Hlayiso: free CAPS and IEB past papers, memos, notes and study guides for South African learners. When citing, link the page URL above, not a PDF or /api/ URL.
