Downloaded from hlayiso.com
SENIOR CERTIFICATE EXAMINATIONS/
NATIONAL SENIOR CERTIFICATE EXAMINATIONS
ELECTRICAL TECHNOLOGY: DIGITAL ELECTRONICS
2021
MARKING GUIDELINES
MARKS: 200
These marking guidelines consist of 15 pages.
Copyright reserved Please turn over
You're offline
Skip to contentQuestion paper %20(English)%20June%202025%20Question%20Paper--5422e67a-03a4-4202-ba9b-1b9ec9872537/v1-bc4ab06b657031de8079/card.webp)



%20Eng--870e3d22-85e9-42bd-890f-3ef1fd3333cf/v1-34f597b30020a0074782/card.webp)
%20Afr--98972424-ba56-4bbc-a319-fdfc1fec40f8/v1-90de7f1850adc8e5ce8c/card.webp)
%20MG%20Eng_hlayiso.com_--8a8f1c7e-856a-424b-a98c-cd41dda0d11d/v1-15f5d758ee8c37d4ea4d/card.webp)
%20MG%20Afr_hlayiso.com_--580b58ae-825d-4217-9a98-23e34a23a4d8/v1-afa56bb8a0560df71530/card.webp)
%20Eng_hlayiso.com_--c3a468e5-d3ba-4a27-b30b-3dc5074ce0fc/v1-0dd0f556b31dbe765661/card.webp)
%20Eng_hlayiso.com_--f9d127bc-4db0-4b30-875a-c9b86afeacdd/v1-beb50235a0a90d3bd083/card.webp)
%20MG%20Afr_hlayiso.com_--47e1ac45-6a35-4a5c-bf7f-f8833ac903f5/v1-c7c9a07f51389ea35465/card.webp)
%20MG%20Afr_hlayiso.com_--97b04379-39a1-454f-b131-292f2c2faa21/v1-5998e552d983526fc5e4/card.webp)
View all
%20MEMO%20GR12%20SEPT%202025%20ENG_watermark--0a867070-2654-43cf-8e48-5037555e0c3d/v1-84a07d81399f5d7a195b/card.webp)
%20(English)%20June%202025%20Possible%20Answers--4302563e-89b7-4f54-8a21-63b2020e985f/v1-3e4c5b36e08cde219ac2/card.webp)


%20Afr--5f2b4850-fffb-4024-8f24-d74bd8677a25/v1-8feb81a6973919da05bd/card.webp)
Electrical Technology May June 2021 (Digital) MG Eng hlayiso.com
Electrical Technology · Grade 12 · NSC June Exam · 2021. Question paper, 15 pages. Read online or download the PDF.
- Subject
- Electrical Technology
- Grade
- Grade 12
- Document type
- Question paper
- Year
- 2021
- Exam period
- NSC June Exam
- Pages
- 15
- File size
- 588.8 KB
Loading document…
Loading document…
1 of 15
Document textSearch extracted text and jump to a page.
Downloaded from hlayiso.com
Electrical Technology: Digital Electronics 2 DBE/2021
SC/NSC – Marking Guidelines
INSTRUCTIONS TO THE MARKERS
1. All questions with multiple answers imply that any relevant, acceptable
answer should be considered.
2. Calculations:
2.1 All calculations must show the formulae.
2.2 Substitution of values must be done correctly.
2.3 All answers MUST contain the correct unit to be considered.
2.4 Alternative methods must be considered, provided that the correct
answer is obtained.
2.5 Where an incorrect answer could be carried over to the next step,
the first answer will be deemed incorrect. However, should the
incorrect answer be carried over correctly, the marker has to re-
calculate the values, using the incorrect answer from the first
calculation. If correctly used, the candidate should receive the full
marks for subsequent calculations.
3. This memorandum is only a guide with model answers. Alternative
interpretations must be considered and marked on merit. However, this
principle should be applied consistently throughout the marking session at
ALL marking centres.
Copyright reserved Please turn over
Downloaded from hlayiso.com
Electrical Technology: Digital Electronics 3 DBE/2021
SC/NSC – Marking Guidelines
QUESTION 1: OCCUPATIONAL HEALTH AND SAFETY
1.1 'Safe' means free from any hazard. (1)
1.2 Discipline.
Sense of teamwork.
Emphasis on quality.
Integrity. (2)
Sense of responsibility.
1.3 The use of power tools.
The handling of hand tools.
The use of etching acid and other chemicals. (1)
1.4 Poor ventilation reduces the correct amount of oxygen which might lead
to drowsiness.
Covid-19 protocols also refer to proper ventilation that must be adhered to. (2)
1.5 To take reasonable care for the health and safety of himself/herself and
others who may be affected by his/her act.
Cooperate with the employer or persons to enable that any duty given by the
employer to the employee shall be performed or complied with according to
the requirements and procedures. (2)
1.6 Human rights ensure human dignity and that people are treated with
respect and not exploited. (2)
[10]
QUESTION 2: SWITCHING CIRCUITS
2.1 2.1.1 Bistable multivibrator. (1)
2.1.2 A positive pulse. (1)
2.1.3 The 741 Op-amp acts as a comparator that compares the two
voltages on its input.
It acts as an amplifier for the input signals that drives the output
to one of its saturation states. (2)
2.1.4 LED1 (red). (1)
2.1.5 Positive. (1)
Copyright reserved Please turn over
Downloaded from hlayiso.com
Electrical Technology: Digital Electronics 4 DBE/2021
SC/NSC – Marking Guidelines
2.2 2.2.1 +9 V. (1)
2.2.2 0 V. (1)
2.2.3 The circuit output will change state only when a trigger pulse
greater than –Vref is applied to the inverting input. (2)
2.2.4 Trigger
pulses
t
+9V
0 t
-9V
0 t
-18 V
(4)
2.3 2.3.1 R1 & R2. (1)
2.3.2 The output will keep on oscillating between high and low states
because both the trigger pin 2 and threshold pin 6 is connected
to the top of the timing capacitor. (2)
2.3.3 RF
+15 V
-
+
-15 V R1
C1
VOUT
R2
NOTE: The circuit connection must be correct before allocating
marks to components.
The supplies should be indicated for the Op-amp to be accepted
as correct. (6)
Copyright reserved Please turn over
Downloaded from hlayiso.com
Electrical Technology: Digital Electronics 5 DBE/2021
SC/NSC – Marking Guidelines
2.4 The signal is fed into the inverting input of the Op-amp which acts as a
comparator, comparing the voltages on its two input terminals.
The difference on the two input terminals drives the output of the
Op-amp into one of its saturation states.
This output is divided across the two resistors RF and R1 into a fraction
which is fed back to the non-inverting input.
The voltage on the non-inverting input determines (sets) the lower and
upper trigger voltage levels.
The voltage on the inverting input is compared to the voltage on the non-
inverting input (trigger voltage level), if it’s lower than the trigger voltage
level, the output is driven into positive saturation.
If it is higher than the trigger voltage, it is driven into negative saturation. (6)
2.5 2.5.1 A summing amplifier is used to add two or more different input
signals to create one amplified output signal. (2)
2.5.2 VOUT V1 V2 V3
0,5 1,2 0,9
2,6 V (3)
OR
R R R
VOUT V1 F V2 F V3 F
R1 R2 R3
20 000 20 000 20 000
0,5 1,2 0,9
20 000 20 000 20 000
2,6 V
2.5.3 R R R
VOUT V1 F V2 F V3 F
R1 R2 R3
40 000 40 000 40 000
0,5 1,2 0,9
5 000 10 000 20 000
10,6 V (3)
2.5.4 R R R
VOUT V1 F V2 F V3 F
R1 R2 R3
VOUT
RF
V1 V2 V3
R1 R 2 R 3
10,4
0,5 1,2 0,9
20000 20000 20000
80 kΩ (3)
OR
Copyright reserved Please turn over
Downloaded from hlayiso.com
Electrical Technology: Digital Electronics 6 DBE/2021
SC/NSC – Marking Guidelines
R
A V F
R IN
R F A V R IN
4 20 000
80 000 Ω
80 kΩ
NOTE: A resistance cannot be negative, that is the reason why the
negative sign is omitted in the substitution stage. The negative sign
only shows inversion of the output signal.
2.5.5 V
A V OUT
VIN
VOUT
V1 V2 V3
5,2
0,5 1,2 0,9
2 (3)
2.6 2.6.1 A – Passive RC differentiator.
B – Passive RC integrator. (2)
2.6.2 With a long time constant the left hand plate of the capacitor
immediately charges up to positive potential, thereafter the right
hand plate slowly discharges and before it is completely
discharged the polarity of the input swings to the opposite
potential. The capacitor then immediately charges to negative
potential again and the process repeats itself. (3)
2.6.3 To convert square waves into triangular waves
To change the shape of one type of wave to another wave. (2)
Copyright reserved Please turn over
Downloaded from hlayiso.com
Electrical Technology: Digital Electronics 7 DBE/2021
SC/NSC – Marking Guidelines
2.7 2.7.1
+V
0
t
-V
+V
Orientation
0
-V
NOTE: The trigger points are only accepted if the wave shape is
correct.
1 mark for correct orientation if the wave shape is correct (3)
2.7.2
+V
0
t
-V
+V
Orientation
0
-V
NOTE: The trigger points are only accepted if the wave shape is
correct.
1 mark for correct orientation if the wave shape is correct (5)
2.7.3 The input and output impedance is improved
Gain is boosted
Circuit is more stable. (2)
[60]
Copyright reserved Please turn over
Downloaded from hlayiso.com
Electrical Technology: Digital Electronics 8 DBE/2021
SC/NSC – Marking Guidelines
QUESTION 3: SEMICONDUCTOR DEVICES
3.1 Infinite gain.
Infinite input impedance.
Zero output impedance.
Infinite Bandwidth.
Infinite common mode rejection ratio.
Unconditional stability. (4)
3.2 3.2.1 Rf
A V 1
R in
50 000
1
10 000
6 (3)
3.2.2 R
Vout Vin 1 f
R in
50 000
1,5 1
10 000
9V (3)
3.2.3 If the value of the feedback resistor is decreased the gain of the
amplifier will decrease causing the output voltage to decrease. (2)
3.3 3.3.1 Pin 2 = Trigger input. (1)
3.3.2 This pin sets the voltage at which the 555 IC will trigger. It is used
to maintain the voltage across the timing capacitor which is
discharged through pin 7. (3)
3.3.3 The 555 IC can operate from power supply voltages of between
+5 V and +18 V. (2)
3.3.4 In this mode the 555 timer is astable ('free running'), therefore its
output will continuously toggle between High and Low thus
generating a continuous train of square-wave pulses. (2)
[20]
Copyright reserved Please turn over
Downloaded from hlayiso.com
Electrical Technology: Digital Electronics 9 DBE/2021
SC/NSC – Marking Guidelines
QUESTION 4: DIGITAL AND SEQUENTIAL DEVICES
4.1 Liquid Crystal display (LCD)
Light emitting diode (LED) (2)
4.2 The anodes of all the LEDs are connected together on the positive voltage
rail. (2)
4.3 Current sinking digital output. (1)
4.4 Light waves travel naturally in both horizontal and vertical planes but when
passed through a grid that only allows a single plane of light to pass while all
other light planes are stopped, the light is said to be polarised.
Polarisation of light is when the light passes through a filter which allows only a
single plane of light to pass through and blocks the other planes of light. (3)
4.5 4.5.1 Decoder (1)
4.5.2
Inputs Outputs
A B 0 1 2 3
0 0 1 0 0 0
0 1 0 1 0 0
1 0 0 0 1 0
1 1 0 0 0 1 (3)
4.6
C1 Sum
A
B
Co
(8)
OR
C1 =1 Sum
A &
≥1 Co
=1
B
&
Copyright reserved Please turn over
Downloaded from hlayiso.com
Electrical Technology: Digital Electronics 10 DBE/2021
SC/NSC – Marking Guidelines
4.7
S 1 1 0 0
R
0 1 1 0
Q
Q
(4)
4.8
MODE OF INPUTS OUTPUTS
OPERATION CLK J K Q Q
HOLD 0 0 No Change
RESET 0 1 0 1
SET 1 0 1 0
TOGGLE 1 1 Change to
opposite state (4)
4.9 B2 A2 B1 A1 B0 A0
CI CI
FA FA HA
CO CO CO
∑2 ∑1 ∑0
∑3 (7)
Copyright reserved Please turn over
Downloaded from hlayiso.com
Electrical Technology: Digital Electronics 11 DBE/2021
SC/NSC – Marking Guidelines
4.10 Asynchronous/ Ripple
Synchronous
Up/down
Down
Self-stopping
Decade / BCD (2)
4.11 Combinational logic circuits use AND, OR and NOT gates (logic gates) as their
basic elements.
Sequential logic circuits rely on the flip-flop as its basic building elements. (2)
4.12 4.12.1 Three-bit synchronous down counter. (1)
4.12.2
CLOCK BINARY COUNT SEQUENCE
PULSES C B A
0 0 0 0
1 1 1 1
2 1 1 0
3 1 0 1
4 1 0 0
5 0 1 1
6 0 1 0
7 0 0 1
8 0 0 0
(6)
4.13 Serial – in : Parallel – out shift register (SIPO)
Parallel – in : Serial – out shift Register (PISO)
Parallel – in : Parallel – out shift Register (PIPO) (2)
4.14 4.14.1 A = Serial data in
B = Clock (2)
4.14.2 The bits are loaded into the register one bit at a time usually from the
left, moving the data from one flip-flop to the next flip flop for every
clock pulse. This register will require 4 clock pulses to shift four bits
in and 4 clock pulses to shift four bits out of the register.
For example, a four-bit number such as 1111 will need four clock
pulses to be loaded into the register and another four clock pulses for
the number to move out in a serial manner. (5)
[55]
Copyright reserved Please turn over
Downloaded from hlayiso.com
Electrical Technology: Digital Electronics 12 DBE/2021
SC/NSC – Marking Guidelines
QUESTION 5: MICROCONTROLLERS
5.1 5.1.1 Microcontroller (1)
5.1.2 ROM - Read Only memory. (1)
5.1.3 Random Access Memory. (1)
5.1.4 This is a fast, temporary memory that allows information to be
stored and retrieved by the system as it operates. (2)
5.2 5.2.1 Discrete logic consists of a single processor with many separate
logic chips.
Discrete logic is a term that refers to logic circuits that consists of many
separate logic components. (2)
5.2.2 Integrated logic consists of the entire processor on a single chip. (2)
5.3 5.3.1 Memory Address Register (MAR)
Memory Data Register (MDR)
Current Instruction Register (CIR)
Program counter (1)
5.3.2 The accumulator stores data that is needed for any arithmetic
operation. (2)
5.4 5.4.1 It is used to pass information, data and instructions between the
respective parts of the microcontroller as well as to communicate
with the 'outside world' through input and output ports. (3)
5.4.2 Control bus
Data bus
Address bus (3)
5.4.3 Supports a higher data transfer rate.
The sender and the receiver uses the same clock pulse. (2)
5.4.4 Requires more communication lines.
Requires more space.
Requires larger connections. (2)
5.5 5.5.1 A UART converts parallel data from the host processor into a serial
data stream. (3)
5.5.2 Serial Peripheral Interface (SPI)
Inter-Integrated Bus (I2C) (2)
Copyright reserved Please turn over
Downloaded from hlayiso.com
Electrical Technology: Digital Electronics 13 DBE/2021
SC/NSC – Marking Guidelines
5.6 5.6.1 Logic '1' = less than -200 mV
Logic '0' = greater than +200 mV (2)
5.6.2 To connect the following to the main frame:
Point of sale terminals.
Metering instruments.
Large special automated machines. (3)
5.6.3 Simplex data communication is where all data and information travels in
only one direction from transmitter to receiver.
Half duplex communication is where the two devices take turn in
communicating, one after the other. (4)
5.7 5.7.1 A program is a sequence of instructions that tells a computer to
perform a task. (2)
5.7.2 A flow diagram is a visual representation of the sequence of steps and
decisions needed to perform and complete a process. (2)
5.7.3 Debugging is the process of identifying and removing errors. (2)
5.8 5.8.1 Process element (1)
5.8.2 Data element (1)
5.8.3 Decision element (1)
Copyright reserved Please turn over
Downloaded from hlayiso.com
Electrical Technology: Digital Electronics 14 DBE/2021
SC/NSC – Marking Guidelines
5.9
START
SWITCH
LED ON/OFF
No
Yes
Choose time for LED on
LONG/SHORT
LED on
LED on position 2
HIGH O
HIGH O
WAIT 5
WAIT 2
LED off
OUTPUT
LOW 0
Yes
REPEAT
No
STOP
NOTE: If a Yes/No is indicated at the correct place, a maximum of 1 mark is
allocated for the Yes/No decisions. (10)
OR
Copyright reserved Please turn over
Downloaded from hlayiso.com
Electrical Technology: Digital Electronics 15 DBE/2021
SC/NSC – Marking Guidelines
START
SWITCH
ON/OFF
Activated
No
Yes
Push Button
S3 switch
Activated
No
Yes
Toggle
S2 switch
Position 1
No
Yes
LED ON
Position 2
LED ON
High High
Wait 5 Wait 2
LED Off
Low
Repeat
Yes
No
Stop
[55]
Copyright reserved
Recommended for this subject
Published documents with matching subject and grade metadata.
%20(English)%20June%202025%20Question%20Paper--5422e67a-03a4-4202-ba9b-1b9ec9872537/v1-bc4ab06b657031de8079/card.webp)
Question paper
Electrical Technology (Power Systems) (English) June 2025 Question Paper

Question paper
ELEC TECH GR12 QP SEPT2024 Electronics Afrikaans hlayiso.com

Question paper
ELEC TECH GR12 QP SEPT2024 Power Systems Afrikaans hlayiso.com

Question paper
ELEC TECH GR12 QP SEPT2024 Digital English hlayiso.com
%20Eng--870e3d22-85e9-42bd-890f-3ef1fd3333cf/v1-34f597b30020a0074782/card.webp)
Question paper
Electrical Technology Nov 2024 (Electronics) Eng
%20Afr--98972424-ba56-4bbc-a319-fdfc1fec40f8/v1-90de7f1850adc8e5ce8c/card.webp)
Question paper
Electrical Technology Nov 2024 (Electronics) Afr
Related documents
Matched using subject, grade, language, document type and exam metadata.
%20MG%20Eng_hlayiso.com_--8a8f1c7e-856a-424b-a98c-cd41dda0d11d/v1-15f5d758ee8c37d4ea4d/card.webp)
Question paper
Electrical Technology May June 2021 (Power Systems) MG Eng hlayiso.com
%20MG%20Afr_hlayiso.com_--580b58ae-825d-4217-9a98-23e34a23a4d8/v1-afa56bb8a0560df71530/card.webp)
Question paper
Electrical Technology May June 2021 (Electronics) MG Afr hlayiso.com
%20Eng_hlayiso.com_--c3a468e5-d3ba-4a27-b30b-3dc5074ce0fc/v1-0dd0f556b31dbe765661/card.webp)
Question paper
Electrical Technology May June 2021 (Digital) Eng hlayiso.com
%20Eng_hlayiso.com_--f9d127bc-4db0-4b30-875a-c9b86afeacdd/v1-beb50235a0a90d3bd083/card.webp)
Question paper
Electrical Technology May June 2021 (Power Systems) Eng hlayiso.com
%20MG%20Afr_hlayiso.com_--47e1ac45-6a35-4a5c-bf7f-f8833ac903f5/v1-c7c9a07f51389ea35465/card.webp)
Question paper
Electrical Technology Nov 2021 (Digital) MG Afr hlayiso.com
%20MG%20Afr_hlayiso.com_--97b04379-39a1-454f-b131-292f2c2faa21/v1-5998e552d983526fc5e4/card.webp)
Question paper
Electrical Technology Nov 2021 (Power Systems) MG Afr hlayiso.com
More from Grade 12 Electrical Technology
Explore more published documents in this catalogue.

Annual teaching plan
Gr 12 Dig Elec ATP 2023 24
%20MEMO%20GR12%20SEPT%202025%20ENG_watermark--0a867070-2654-43cf-8e48-5037555e0c3d/v1-84a07d81399f5d7a195b/card.webp)
Memorandum
ELECTRIC TECH (Digital) MEMO GR12 SEPT 2025 ENG
%20(English)%20June%202025%20Possible%20Answers--4302563e-89b7-4f54-8a21-63b2020e985f/v1-3e4c5b36e08cde219ac2/card.webp)
Memorandum
Electrical Technology P1 (Electronics) (English) June 2025 Possible Answers

Memorandum
ELEC TECH GR12 MEMO SEPT2024 Power Systems Afrikaans hlayiso.com

Memorandum
ELEC TECH GR12 MEMO SEPT2024 Power Systems English hlayiso.com
%20Afr--5f2b4850-fffb-4024-8f24-d74bd8677a25/v1-8feb81a6973919da05bd/card.webp)
Question paper