Skip to content

Electrical Technology Grade 12 NSC June 2024 Memo (English)

MemorandumElectrical TechnologyGrade 12202414 pages

Grade 12 Electrical Technology memorandum from the NSC June Exam 2024 (English), 14 pages. Read online or download the free PDF.

Free to read online, no sign-up needed

Loading document…

Loading document…

Document textSearch extracted text and jump to a page.
SENIOR CERTIFICATE EXAMINATIONS/ NATIONAL SENIOR CERTIFICATE EXAMINATIONS ELECTRICAL TECHNOLOGY: ELECTRONICS MAY/JUNE 2024 MARKING GUIDELINES MARKS: 200 These marking guidelines consist of 14 pages. Copyright reserved Please turn over
Electrical Technology: Electronics 2 DBE/May/June 2024 SC/NSC Marking Guidelines INSTRUCTIONS TO THE MARKERS 1. All questions with multiple answers imply that any relevant, acceptable answer should be considered. 2. Calculations: 2.1 All calculations must show the formulae. 2.2 Substitution of values must be done correctly. 2.3 All answers MUST contain the correct unit to be considered. 2.4 Alternative methods must be considered, provided that the correct answer is obtained. 2.5 Where an incorrect answer could be carried over to the next step, the first answer will be deemed incorrect. However, should the incorrect answer be carried over correctly, the marker has to re- calculate the values, using the incorrect answer from the first calculation. If correctly used, the candidate should receive the full marks for subsequent calculations. 3. This memorandum is only a guide with model answers. Alternative interpretations must be considered and marked on merit. However, this principle should be applied consistently throughout the marking session at ALL marking centres. Copyright reserved Please turn over
Electrical Technology: Electronics 3 DBE/May/June 2024 SC/NSC Marking Guidelines QUESTION 1: MULTIPLE-CHOICE QUESTIONS 1.1 D✓ (1) 1.2 C✓ (1) 1.3 C✓ (1) 1.4 B✓ (1) 1.5 B✓ (1) 1.6 C✓ (1) 1.7 C✓ (1) 1.8 D✓ (1) 1.9 A✓ (1) 1.10 C✓ (1) 1.11 B✓ (1) 1.12 C✓ (1) 1.13 B✓ (1) 1.14 C✓ (1) 1.15 D✓ (1) [15] Copyright reserved Please turn over
Electrical Technology: Electronics 4 DBE/May/June 2024 SC/NSC Marking Guidelines QUESTION 2: OCCUPATIONAL HEALTH AND SAFETY 2.1 Failure to use safety equipment.✓ Tampering or misusing safety equipment. ✓ Wilfully or recklessly operating machinery that threatens the health of the user. (2) 2.2 Furnishing false information to the inspector. ✓ Failure to comply with any performance or safety requirements made by the inspector. ✓ Obstructing the inspector in the performance of his/her duties. (2) 2.3 Manufacturers who design and manufacture articles for the use in industry must ensure that the product is safe to use ✓ and the information and processes for the use of the artefact manufactured is clear ✓ and would assist with safe operation of the artefact. (2) 2.4 It is an event that is not expected ✓ that would not require calling for outside emergency assistance. ✓ (2) 2.5 It can cause the heart muscle to contract so strongly✓ leading to heart failure. ✓ (2) [10] Copyright reserved Please turn over
Electrical Technology: Electronics 5 DBE/May/June 2024 SC/NSC Marking Guidelines QUESTION 3: RLC CIRCUITS 3.1 Reactance is the opposition offered to the flow of alternating current ✓by an inductor or capacitor ✓ in an AC circuit. Reactance is the ratio of voltage to current in an alternating circuit when voltage and current are not in phase. (2) 3.2 3.2.1 The circuit is predominantly capacitive ✓ because VC is greater than V L. ✓ (2) 3.2.2 ✓ 𝑉𝑇 = √𝑉𝑅 2 + (𝑉𝐶 − 𝑉𝐿 )2 = √182 + (15 − 10)2 ✓ = 18,68 𝑉 ✓ (3) 3.2.3 𝑉𝑅 ✓ 𝐶𝑜𝑠𝜃 = 𝑉𝑇 18 ✓ 𝜃 = 𝐶𝑜𝑠 −1 ( ) 18,68 ✓ ° = 15,51 (3) 3.2.4 VL ✓ VR θ ✓ (VC -VL) Rotation VT ✓ VC NOTE: If IT is indicated in the place of VR, a mark will be awarded. If the phase angle is correctly indicated in the place of (VC-VL) a mark will be awarded. (3) 3.2.5 The supply current (IT) and the voltage across the resistance (VR) are always in-phase ✓ and VR is leading VT, ✓ therefore it is safe to assume that IT is also leading VT by the same angle. In a capacitive circuit the supply current will always lead the supply voltage. (1 mark) (2) Copyright reserved Please turn over
Electrical Technology: Electronics 6 DBE/May/June 2024 SC/NSC Marking Guidelines 3.3 3.3.1 𝑉𝑇 𝐼𝐿 = ✓ 𝑋𝐿 230 ✓ = 62,83 = 3,66 𝐴 ✓ (3) 3.3.2 ✓ 𝐼𝑇 = √𝐼𝑅 2 + (𝐼𝐿 − 𝐼𝐶 )2 = √1,152 + (3,66 − 1,59)2 ✓ ✓ = 2,37 𝐴 (3) 3.3.3 𝐶𝑜𝑠𝜃 = 𝑝𝑓 𝐼𝑅 𝐶𝑜𝑠𝜃 = ✓ 𝐼𝑇 1,15 ✓ = 2,37 ✓ = 0,49 (3) 3.3.4 At resonance XL=XC, Therefore ✓ 1 𝑋𝐶 = ✓ 2𝜋𝑓𝐶 1 𝐶= 2𝜋𝑓𝑋𝐶 1 = ✓ 2𝜋(50)(62,83) = 50,66 µ𝐹 ✓ (4) 3.4 3.4.1 A decrease in resistance increases the Q factor. ✓ (1) 3.4.2 𝑋𝐿 ✓ 𝑄= 𝑅 2000 = ✓ 50 ✓ = 40 (3) 3.4.3 𝑓1 + 𝑓2 ✓ 𝑓𝑟 = 2 1200 + 2100 = ✓ 2 ✓ = 1650 𝐻𝑧 (3) [35] Copyright reserved Please turn over
Electrical Technology: Electronics 7 DBE/May/June 2024 SC/NSC Marking Guidelines QUESTION 4: SEMICONDUCTOR DEVICES 4.1 P-channel ✓ JFET ✓ transistor. (2) 4.2 4.2.1 Depletion regions.✓ (1) 4.2.2 When the gate-source voltage increases, the depletion regions on either side of the conducting channel widens ✓ to meet at the centre of the bar, pinching off (clamping) the current flow, ✓ resulting in the reduction of current. ✓ (3) 4.2.3 During the operation, the conductive channel is depleted ✓ of charge carriers. ✓ (2) 4.2.4 It makes use of one type of current charge carrier ✓ at a time. ✓ (2) 4.3 4.3.1 Enhancement ✓ mode (1) 4.3.2 A - Silicon dioxide insulation.✓ B - Enhanced channel.✓ (2) 4.3.3 When positive voltage is applied to the gate terminal, negative charge carriers will be attracted from the source and drain regions ✓ creating a conductive channel between the source and the drain ✓ through which current can flow. ✓ (3) 4.4 Junction Field Effect Transistor (JFET) operates in depleted mode ✓ whilst the Metal Oxide Semiconductor Field Effect Transistor (MOSFET) operates in either depleted ✓ or enhancement mode.✓ (3) 4.5 4.5.1 R1 protects the UJT by limiting the discharge current to a safe value. ✓ R1 also produces a voltage spike across itself each time the UJT fires (1) 4.5.2 When a negative pulse is applied to the emitter, the pn junction is reverse biased ✓and the emitter current is cut off and the UJT is said to be in the OFF state.✓ (2) 4.5.3 ✓ Orientation ✓ ✓ (3) Copyright reserved Please turn over
Electrical Technology: Electronics 8 DBE/May/June 2024 SC/NSC Marking Guidelines 4.6 4.6.1 Positive. ✓ In-phase (1) 4.6.2 Zero. ✓ (1) 4.7 4.7.1 Op-amps are not frequenctly used in an open loop mode because of their very high gain ✓ which creates poor stability of the output voltage. ✓ (2) 4.7.2 The bandwidth refers to the band of frequencies ✓ where an op amp is able to amplify an input signal without distortion. ✓ OR It means the range of input signal frequencies the device can operate on without the output waveform being distorted. (2) 4.7.3 𝑅𝐹 ✓ 𝑉𝑜𝑢𝑡 = 𝑉𝐼𝑁 × (−) 𝑅𝐼𝑁 10 × 103 ✓ = 60 × 10−3 × (− ) 1 × 103 ✓ = −0,6𝑉 = − 600 𝑚𝑉 (3) 4.8 𝑉𝑜𝑢𝑡 ✓ 𝑅𝑓 = 𝑅𝐼𝑁 ( − 1) 𝑉𝑖𝑛 4 = 2 × 103 ( ) − 1 ✓ 0,5 = 15 999 𝛺 = 16 𝑘𝛺 ✓ (3) 4.9 4.9.1 Discharge pin.✓ (1) 4.9.2 • Pulsewidth modulator✓ • Linear ramp generator (1) 4.9.3 Pin 4 is the reset input for the flip-flop and as soon as the reset pin is 0 V, the 555 IC will discharge through the transistor, ✓ and the output pin 3 will be low ✓ OR (The reset pin 4 is used to reset the IC i.e it causes the output to return to zero volts if it is connected to zero volts). (2) 4.9.4 • Monostable ✓ • Bistable ✓ • Astable Mode (2) 4.9.5 The pin sets the voltage at which a 555 IC will trigger. ✓ It is used to maintain the voltage across the timing capacitor ✓ which is discharged with the help of pin 7. (2) [45] Copyright reserved Please turn over
Electrical Technology: Electronics 9 DBE/May/June 2024 SC/NSC Marking Guidelines QUESTION 5: SWITCHING CIRCUITS 5.1 In electronic circuits, the pulses created by switch bouncing will be interpreted as information which may give a wrong output. ✓ (1) 5.2 5.2.1 Feedback is when a fraction of the output voltage ✓ is fed from the voltage divider R2 and R3 to the non-inverting input. ✓ (2) 5.2.2 When a positive trigger pulse is applied to the input, both plates ✓ of the capacitor immediately rise to the applied voltage.✓ (2) 5.2.3 When a negative trigger (reset) pulse is applied to the input, the op- amp compares the two voltages at its two input terminals. ✓ When the voltage on the inverting input becomes more negative ✓ than the voltage on the non-inverting input the output goes high (+VSAT) where it will remain.✓ (3) 5.2.4 Trigger pulse 2 is positive, ✓ and the voltage on the non-inverting input is negative. ✓ The circuit will only change state when a voltage which is more negative ✓ than the voltage present on the non- inverting input is applied to the inverting input. (3) 5.3 5.3.1 Monostable multivibrator.✓ (1) 5.3.2 Resistor R2 keeps pin 2 high ✓ keeping the monostable circuit in its steady state.✓ (2) 5.3.3 1 Input 0 +V ✓ ✓ Output ✓ Orientation 0 t (3) 5.3.4 6 V, ✓ the circuit will return to its resting state when capacitor C1 charges up to ⅔ VCC.✓ (2) Copyright reserved Please turn over
Electrical Technology: Electronics 10 DBE/May/June 2024 SC/NSC Marking Guidelines 5.4 5.4.1 The output of the circuit changes state continually because both trigger pin 2 ✓ and threshold pin 6 ✓ are connected to the top of the timing capacitor. This allows the circuit to repeatedly reset and trigger ✓ as the capacitor charges and discharges to ⅔ and ⅓ of the supply voltage ✓ producing a continual stream of high and low pulses at its output. (4) 5.4.2 Pulse t1 and t2 are not equal because the capacitor charges through R1 + R2 ✓ to the threshold voltage and only discharges through R1. ✓ (2) 5.4.3 1 ✓ 𝑓= 𝑇 1 ✓ = (70 × 10−3 + 69,3 × 10−3 ) = 7,18 𝐻𝑧 ✓ (3) 5.5 5.5.1 Vref = 4,5 V ✓ Note: VCC = VS – VR1 VCC = 9 – 4,5 = 4,5 V (1) 5.5.2 The voltage across R2 is half of the supply voltage. ✓ For this to happen, R1 = R2 = 2 200 Ω. ✓ (2) 5.5.3 +9 V Vref 0 +9 V ✓ ✓ Orientation 0 -9 V ✓ (3) 5.5.4 An increase in the value of R1 means that R1 > R2 ✓ and will cause the voltage across R2 to decrease.✓ (2) Copyright reserved Please turn over
Electrical Technology: Electronics 11 DBE/May/June 2024 SC/NSC Marking Guidelines 5.6 5.6.1 A summing amplifier makes it possible to feed a number of different signal voltages ✓ into a circuit and provide one output signal ✓ consisting of the sum of all the input signals.✓ (3) 5.6.2 𝑅𝐹 𝑅𝐹 𝑅𝐹 ✓ 𝑉𝑂𝑈𝑇 = − (𝑉1 + 𝑉2 + 𝑉3 ) 𝑅1 𝑅2 𝑅3 33000 33000 33000 = − (0,1 × + 0,2 × + 0,3 × ) ✓ 2200 2200 2200 = −9 𝑉 ✓ (3) 5.6.3 When RF is set to 2200 Ω the gain of the amplifier is 1 ✓ and the output voltage is the sum of the input voltages. (1) 5.7 5.7.1 +V Input 0 t +V Output ✓ 0 ✓ -V (2) 5.7.2 When a square wave is applied to the input, both plates of the capacitor immediately charges up to the potential of the input. ✓ The left hand plate of the capacitor is kept at that potential for as long as the square wave is high. ✓ The right hand plate of the capacitor will discharge through the resistor to 0 V ✓ at a rate determined by the RC time constant of the circuit. (3) 5.7.3 R ✓ Input Output ✓ C (2) [50] Copyright reserved Please turn over
Electrical Technology: Electronics 12 DBE/May/June 2024 SC/NSC Marking Guidelines QUESTION 6: AMPLIFIERS 6.1 Stabilisation is the process of making the operating point of the transistor independent of temperature changes ✓ or variations in the transistor parameters. ✓ (2) 6.2 Cross-over distortion is reduced. ✓ Each half circuit is able to amplify the input signal to double its previous size. (1) 6.3 6.3.1 2 mA ✓ (1) 6.3.2 10 V ✓ (1) 6.3.3 IC (mA) 4 IB =40µA IB =30µA 3 Q Operating point P 2 IB =20 µA IB =10 µA 1 IB =0µA VCE 4 8 10 12 16 20 (1) 6.3.4 Distortion of the output wavefom will result.✓ Transistor will be damaged due to thermal runaway.✓ (2) 6.4 6.4.1 Unsuitable for low frequency amplification.✓ Low voltage and power gain as the effective load resistance is reduced. (1) 6.4.2 When the temperature increases, more leakage current caused by the flow of the minority charge carriers in the reverse biased base-collector junction will result in thermal runaway, ✓ which will destroy the transistor in time. ✓ (2) Copyright reserved Please turn over
Electrical Technology: Electronics 13 DBE/May/June 2024 SC/NSC Marking Guidelines 6.4.3 The RC-coupled network blocks DC (low frequency) ✓ while allowing higher frequencies to pass ✓ and can be regarded as a low frequency filter. (2) 6.4.4 ✓ ✓ ✓ Low frequency Mid frequency High frequency GaIn (dB) range range range 1 0,707 -3 dB ✓ Bandwidth f (Hz) f1 f2 (4) 6.5 6.5.1 • Poor frequency response.✓ • Tend to saturate at high audio frequencies. • Low frequencies receive less amplification than high frequencies. (1) 6.5.2 For maximum power transfer to the speaker.✓ (1) 6.5.3 C1 allows ac signal to pass through ✓ and blocks DC signals. ✓ (2) 6.5.4 The transistor has been connected in common emitter mode ✓ and because of the impedance matching of the transformer, maximum power is transferred to the speaker. ✓ (2) 6.6 6.6.1 • It produces a much larger output signal than a single Class A biased transistor amplifier.✓ • Efficiency between 70% and 75% can be achieved. (1) 6.6.2 By biasing the two push-pull transistors into class AB mode.✓ (1) 6.6.3 During the negative half cycle of the input signal, transistor Q 1 is off and ✓ transistor Q2 is turned ON, ✓providing a discharge path for the capacitor to send a current pulse anti-clockwise Q2 and up through the speaker. ✓ (3) 6.7 6.7.1 Radio-frequency amplifier. ✓ (1) 6.7.2 A bandpass filter is a circuit which passes a band of frequencies✓ and blocks those outside a chosen range, lower than f1 and higher than f2. ✓ (2) 6.7.3 The resonant frequency can be changed by varying the value of the capacitor or the inductor ✓ in the tank circuit. ✓ (2) Copyright reserved Please turn over
Electrical Technology: Electronics 14 DBE/May/June 2024 SC/NSC Marking Guidelines 6.8 6.8.1 Receivers of Radio/television. ✓ Transmitters of Radio/television. (1) 6.8.2 The tank circuit determines the frequency of oscillations.✓ (1) 6.8.3 1 ✓ 𝑓𝑜 = 2𝜋√𝐿𝐶𝑇 1 = ✓ 2𝜋√200 × 10−3 × 150 × 10−6 = 29,06 𝐻𝑧 ✓ (3) 6.9 6.9.1 Positive feedback. ✓ (1) 6.9.2 Each RC combination produces a phase shift of 60º. ✓ (1) 6.9.3 1 ✓ 𝑓𝑜 = 2𝜋√6𝑅𝐶 1 = ✓ 2𝜋√6(10 × 103 )(0,001 × 10−6 ) = 20,54 𝐻𝑧 ✓ (3) 6.9.4 The attenuation is when the output voltage becomes smaller ✓ than the input voltage. ✓ OR (When a circuit causes a loss of signal power between its input and output it is said to have attenuated) (2) [45] TOTAL: 200 Copyright reserved

Study this subject

More from Grade 12 Electrical Technology

View all